1. A method for forming a semiconductor structure, the method comprising:

providing a substrate;

forming a semiconductor layer over a top surface of the substrate, the semiconductor layer including at least two elements, the elements being distributed to define an initial compositional variation within the semiconductor layer; and

annealing the semiconductor layer to reduce the initial compositional variation.

2. The method of claim 1 wherein the substrate has a first lattice constant, the semiconductor layer has a second lattice constant, and the first lattice constant differs from the second lattice constant.

3. The method of claim 1 wherein a first element has a first concentration, a second element has a second concentration, and each of the first and second concentrations is at least 5%.

4. The method of claim 1 wherein the initial compositional variation varies periodically within the semiconductor layer in a direction perpendicular to a semiconductor layer deposition direction.

5. The method of claim 4 wherein the compositional variation defines a column within the semiconductor layer, the column having a width and a period.

6. The method of claim 5 wherein the columnar period is less than approximately 2000 nanometers.

7. The method of claim 6 wherein the columnar period is less than approximately 1000 nanometers.

8. The method of claim 5 wherein the semiconductor layer is annealed at an annealing temperature sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter of the columnar period.

9. The method of claim 5 wherein the semiconductor layer is annealed for a duration sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter of the columnar period.

10. The method of claim 1 wherein the initial compositional variation varies in a direction parallel to a semiconductor layer deposition direction and defines a superlattice having a periodicity.

11. The method of claim 10 wherein the superlattice periodicity is less than approximately 100 nanometers.

12. The method of claim 11 wherein the superlattice periodicity is less than approximately 50 nanometers.

13. The method of claim 12 wherein the superlattice periodicity is less than approximately 10 nanometers.

14. The method of claim 10 wherein the semiconductor layer is annealed at an annealing temperature sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter-period of the superlattice.

15. The method of claim 10 wherein the semiconductor layer is annealed for a duration sufficient to diffuse at least one of the two elements through a diffusion length at least equal to a quarter-period of the superlattice.

16. The method of claim 1 wherein the semiconductor layer is annealed at an annealing temperature greater than the deposition temperature.

17. The method of claim 16 wherein the annealing temperature is greater than about 800 °C.

18. The method of claim 17 wherein the annealing temperature is greater than about 1000 °C.

19. The method of claim 1 wherein the semiconductor layer is annealed at an annealing temperature below a melting point of the semiconductor layer.

20. The method of claim 19 wherein the annealing temperature is less than about 1270°C.

21. The method of claim 1 wherein one of the at least two elements comprises silicon.

22. The method of claim 1 wherein one of the at least two elements comprises germanium.

23. The method of claim 1, further comprising:
planarizing a top surface of the semiconductor layer.

24. The method of claim 23 wherein the top surface of the semiconductor layer is planarized before the semiconductor layer is annealed.

25. The method of claim 23 wherein the top surface of the semiconductor layer is planarized while the semiconductor layer is annealed.

26. The method of claim 22 wherein the top surface of the semiconductor layer is planarized after the semiconductor layer is annealed.

27. The method of claim 22 wherein planarizing comprises at least one of chemical-mechanical polishing, plasma planarization, wet chemical etching, gas-phase chemical etching, oxidation followed by stripping, and cluster ion beam planarization.

28. The method of claim 27 wherein chemical-mechanical polishing comprises a first and a second step and the semiconductor layer is annealed between the first and the second chemical-mechanical polishing steps.

29. The method of claim 27 wherein chemical-mechanical polishing comprises a first and a second step and the semiconductor layer is annealed before the first chemical-mechanical polishing step.

30. The method of claim 27 wherein planarization comprises a high temperature step and the semiconductor layer is annealed during the high temperature planarization step.

31. The method of claim 23, further comprising:

bonding a top surface of the semiconductor layer to a wafer; and

removing at least a portion of the substrate,

wherein at least a portion of the semiconductor layer remains bonded to the wafer after the portion of the substrate is removed.

32. The method of claim 23, further comprising:

forming a second layer over the semiconductor layer subsequent to planarizing the top surface of the semiconductor layer.

33. The method of claim 32 wherein the second layer comprises a material having a lattice constant substantially equal to a lattice constant of the semiconductor layer.

34. The method of claim 32 wherein the second layer comprises a material having a lattice constant substantially different from a lattice constant of the semiconductor layer.

35. The method of claim 32, further comprising:

bonding a top surface of the second layer to a wafer; and

removing at least a portion of the substrate,

wherein at least a portion of the second layer remains bonded to the wafer after the portion of the substrate is removed.

36. The method of claim 32 wherein the second layer comprises (i) a lower portion having a superlattice and (ii) an upper portion disposed over the lower portion, the upper portion being substantially free of a superlattice.

37. The method of claim 1 wherein the semiconductor layer has an undulating surface.

38. The method of claim 33 wherein the undulating surface is formed during deposition of the semiconductor layer.

39. The method of claim 38 wherein the substrate has an undulating substrate surface and the undulating substrate surface induces the formation of the undulating surface of the semiconductor layer.

40. The method of claim 37 wherein the undulating surface has an amplitude, the initial compositional variation defines a superlattice having a periodicity, and the periodicity of the superlattice is less than the amplitude of the undulating surface.

41. The method of claim 1, further comprising:
forming a relaxed graded layer over the substrate,
wherein the semiconductor layer is formed over the relaxed graded layer.

42. The method of claim 1, further comprising:
forming a protective layer over the semiconductor layer prior to annealing the semiconductor layer.

43. The method of claim 42 wherein the protective layer comprises a material that is substantially inert with respect to the semiconductor layer.

44. The method of claim 43 wherein the protective layer is selected from the group consisting of silicon dioxide, silicon nitride, and combinations thereof.

45. A method for forming a semiconductor structure, the method comprising:
providing a substrate;
selecting a first plurality of parameters suitable for forming a semiconductor layer over a top surface of the substrate, the semiconductor layer including at least two elements, the elements being distributed to define a compositional variation within the semiconductor layer;
forming the semiconductor layer having a haze; and
planarizing the semiconductor layer to remove the haze.

46. The method of claim 45 wherein forming the semiconductor layer comprises forming a lower portion including a superlattice and forming an upper portion over the lower portion, the upper portion being substantially free of a superlattice.

47. The method of claim 45 wherein the first plurality of parameters comprises at least one parameter selected from the group consisting of temperature, precursor, growth rate, and pressure.

48. The method of claim 45, further comprising:

cleaning the semiconductor layer after planarizing,

wherein the semiconductor layer remains substantially haze-free after cleaning.

49. The method of claim 45, further comprising:

selecting a second plurality of parameters suitable for forming a substantially haze-free regrowth layer over the semiconductor layer, the semiconductor layer including at least two elements, the elements being distributed to define a compositional variation within the semiconductor layer; and

forming the substantially haze-free regrowth layer.

50. The method of claim 49 wherein the first plurality of parameters comprises a first temperature, the second plurality of parameters comprises a second temperature, and the first temperature is higher than the second temperature.

51. The method of claim 49 wherein the first plurality of parameters comprises a first growth rate, the second plurality of parameters comprises a second growth rate, and the first growth rate is higher than the second growth rate.

52. The method of claim 49 wherein forming the regrowth layer comprises forming a lower portion including a superlattice and forming an upper portion over the lower portion, the upper portion being substantially free of a superlattice.

53. A semiconductor structure comprising:

a substrate; and

a semiconductor layer disposed over the substrate, the semiconductor layer including at least two elements and having a top surface,

wherein the semiconductor layer top surface is substantially haze-free.

54. The structure of claim 53 wherein a portion of the semiconductor layer disposed below the top surface comprises a superlattice.

55. The structure of claim 53, further comprising:

a relaxed graded layer disposed between the substrate and the semiconductor layer.

56. The structure of claim 53 wherein the semiconductor layer top surface has a roughness root-mean-square of less than 5 angstroms in a scan area of 40 μm × 40 μm, and a contamination level of less than 0.29 particles/cm^2, the particles having a diameter greater than 0.12 micrometers.

57. The structure of claim 56 wherein the roughness is less than 1 angstrom root-mean-square in a scan area of 1 μm × 1 μm.

58. The structure of claim 53 wherein the semiconductor layer top surface has a roughness of less than 5 angstroms root-mean-square in a scan area of 40 μm × 40 μm and a contamination level of less than 0.16 particles/cm^2, the particles having a diameter greater than 0.16 micrometers.

59. The structure of claim 58 wherein the roughness is less than 1 angstrom root-mean-square in a scan area of 1 μm × 1 μm.

60. The structure of claim 53 wherein the semiconductor top surface has a roughness of less than 5 angstroms root-mean-square in a scan area of 40 μm × 40 μm and a contamination level of less than 0.08 particles/cm^2, the particles having a diameter greater than 0.2 micrometers.

61. The structure of claim 60 wherein the roughness is less than 1 angstrom root-mean-square in a scan area of 1 μm × 1 μm.

62. The structure of claim 53 wherein the semiconductor layer top surface has a roughness of less than 5 angstroms root-mean-square in a scan area of 40 μm × 40 μm and a contamination level of less than 0.019 particles/cm^2, the particles having a diameter greater than 1 micrometer.

63. The structure of claim 62 wherein the roughness is less than 1 angstrom root-mean-square in a scan area of 1 μm × 1 μm.

64. The structure of claim 53 wherein the semiconductor layer top surface has a roughness of less than 0.5 angstroms root-mean-square in a scan area of 1 μm × 1 μm and a contamination level of less than 0.09 particles/cm^2, the particles having a diameter greater than 0.09 micrometers.

65. A semiconductor structure comprising:

a substrate;

a semiconductor layer disposed over the substrate, the semiconductor layer including at least two elements; and

a regrowth layer disposed over the semiconductor layer, the regrowth layer having a top surface,

wherein the regrowth layer top surface is substantially haze-free.

66. The structure of claim 65 wherein the regrowth layer comprises a semiconductor material.

67. The structure of claim 66 wherein the regrowth layer comprises silicon.

68. The structure of claim 65 wherein the regrowth layer is strained.

69. The structure of claim 65 wherein a portion of the regrowth layer disposed below the regrowth layer top surface comprises a superlattice.

70. A semiconductor structure comprising:

a wafer, and

a semiconductor layer bonded to the wafer, the semiconductor layer having a top surface,

wherein the semiconductor layer top surface is substantially haze-free.

71. The structure of claim 70 wherein the semiconductor layer comprises silicon.

72. The structure of claim 70 wherein the semiconductor layer is strained.

1 73. The structure of claim 70 wherein the semiconductor layer comprises germanium.

1 74. The structure of claim 70 wherein the wafer comprises an insulating layer.

1 75. The structure of claim 74 wherein the insulating layer comprises silicon dioxide.